Tags
Categories
Meta
Archives
- August 2018 (1)
- November 2017 (1)
- June 2017 (1)
- April 2017 (1)
- February 2017 (1)
- January 2017 (2)
- December 2016 (3)
- November 2016 (2)
- October 2016 (1)
- September 2016 (1)
- August 2016 (1)
- July 2016 (2)
- June 2016 (2)
- April 2016 (1)
- March 2016 (1)
- January 2016 (1)
- December 2015 (2)
- November 2015 (1)
- October 2015 (1)
- September 2015 (2)
- August 2015 (1)
- May 2015 (5)
- March 2015 (2)
- October 2014 (2)
- August 2014 (1)
- July 2014 (1)
- April 2014 (1)
- March 2014 (3)
- January 2014 (2)
- December 2013 (4)
- November 2013 (4)
- October 2013 (3)
- August 2013 (4)
- July 2013 (1)
- June 2013 (2)
- May 2013 (4)
- April 2013 (1)
- March 2013 (4)
- January 2013 (3)
- November 2012 (1)
- October 2012 (4)
- September 2012 (3)
- August 2012 (2)
- July 2012 (3)
- June 2012 (1)
- April 2012 (1)
- March 2012 (1)
- February 2012 (2)
- December 2011 (1)
- October 2011 (3)
- September 2011 (2)
- August 2011 (2)
- July 2011 (8)
Monthly Archives: March 2015
开始设计一个新的软核CPU
适用于Xilinx FPGA的嵌入式处理器,高端的有Sparc(64位核),MicroBlaze、Cortex-M1等(32位核),中端的有OpenMSP430等(16位核),低端的DW8051、PicoBlaze等(8位核)。应该说可以选择的产品线已经很齐了,为啥还要再弄一个呢? 目前用过的几个处理器除了PicoBlaze外都很占资源,我只需要一个简单CPU,用于一些顺序的逻辑控制。但是PicoBlaze没有编译器、并且硬件上的限制多了点、不支持堆栈导致编程模型很不顺手。所以打算设计一个“够用”的处理器。 因为和PicoBlaze脱不开关系,所以名称暂定为NanoBlaze,意为介于PicoBlaze和MicroBlaze之间:) 目前设计的草图如下: